## PLANAR THERMAL ARRAY

### BACKGROUND

The invention pertains to infrared light sensitive detectors and particularly to arrays of these detectors. More particularly, it pertains to infrared detector arrays incorporating associated electronics.

10

15

20

Sensitive and small infrared (IR) sensors or thermal detectors may operate on the principles of a thermopile or bolometer. A thermal detector may be an element which is sensitive to temperature changes and can produce an electrical output which may be used to measure changes of temperature of the element. One type of a thermal element may be pyroelectric detector which generates voltages and/or currents in response to changes in temperature. Such sensor may provide a small electrical signal which varies with the relative strength of the infrared radiation impinging on it. This sensor may be used to measure the temperature or change in temperature of an object on which a sensor of this type is focused. Another type of thermal detector, such as a bolometer, may be one whose passive electrical characteristics includes an electrical resistance that changes when the element is subjected to a temperature change. The most sensitive of these types of sensors may detect differences in temperature of a few thousandths of a degree

Celsius in the object from which the infrared radiation emanates.

5

10

15

20

To be able to realize the most of the sensitivity of these infrared sensors, an effective layout, packaging and fabrication may be implemented. Using common photolithographic processes, such sensors may be fabricated in situ in a matrix or array, each sensor forming one of the pixels in the array incorporated in an integrated microcircuit. In general, an integrated microcircuit may have a variety of electrical components that are connected into a desired circuit. Such microcircuits may be made very small. To make such a device as an infrared sensitive solid state imaging device which is small in size, it may be advantageous to combine many thermal detectors within an integrated microcircuit. However, the combining of thermal detector elements within an integrated microcircuit may raise problems due to interfacing the detector elements and associated electronics such as readout circuitry which may need to be in close proximity to the elements to realize their sensitivities. One such problem may arise because the thermal detector elements need to be easily heatable or coolable to enable detection of low level thermal radiation. Therefore, for optimal performance, the thermal detectors may be thermally isolated

from their ambient surroundings. That may preclude simply depositing or otherwise mounting the detectors directly on the microcircuit with the associated electronics because the semiconductor material is generally a good thermal conductor.

Because of a thermal connection with the electronics, the thermal detectors may be thermally loaded or have much thermal inertia so as to adversely affect their performance in terms of sensitivity and speed.

5

10

15

20

An example solution to this problem may be a thermal detection device having numerous detectors formed on one surface of a semiconductor substrate. The other surface of the substrate may have one or more openings connecting the two surfaces. Electrical components may be formed on the other surface of the substrate to provide the supporting electronics for the detection device via the one or more openings. A layer of an electrical insulating material having a thermal resistance to the flow of heat along the plane of the layer may be on at least one of the surfaces. An example of a two level thermal sensor may be disclosed in U.S. Patent Number Re. 36,136, reissued March 9, 1999, entitled "Thermal Sensor", by Robert E. Higashi et al., which is hereby incorporated by reference herein. Another example of a two level thermal sensor may be

disclosed in U.S. Patent Number 6,144,285, issued November 7, 2000, entitled "Thermal Sensor and Method of Making Same," by Robert E. Higashi, which is hereby incorporated by reference herein.

5

15

20

Many objects may emit various amounts of infrared radiation at wavelengths that may differ due to the emissivity, angle of the surface to the viewer, and temperature of the respective objects. Variations in this radiation when impinging on an array of infrared sensor elements may produce corresponding differences in the electrical signals output from the sensor elements in the array. Individual output signals from the sensor elements may be scanned in a sequential manner to form a composite signal collectively encoding an image of the field of view showing the objects which are the sources of the infrared radiation. The resulting image may be presented in real time and be used to form a visible image in a display which represents the spatial relationship of the objects in the field of view. The electronic circuitry may scan and amplify the signals from the individual sensor elements to provide a signal which may be used to reproduce the field of view on a screen.

Another example of an infrared sensor device, depending on a thermoelectric mechanism to provide the signal voltage output,

may have thin layers of conductive materials of various types and insulating material which may be deposited in appropriate patterns on a silicon sensor substrate using photolithographic techniques. Thermoelectric junctions may be formed by overlapping conductors during the deposition. Such sensors may be referred to as microbridge sensors. The junctions of these microbridge sensors may be of two kinds, sensor junctions and reference junctions. The reference junctions may be in close thermal contact with the substrate. Each sensor junction may be within a small, discrete, area which overlays a pit or depression formed in the sensor substrate, and may be of an area conforming to a footprint of the sensor junction. From a cross sectional view, these sensors may look much like a bridge spanning a valley, hence the term "microbridge". The pits may provide a measure of thermal isolation from the substrate for their associated sensor junctions. Thus, changing infrared radiation impinging on both the sensor and reference junctions may result in the temperature of the sensor junction to change more rapidly than that of the reference junction, resulting in a temperature differential between the junctions which generates a The photolithographic techniques may allow individual sensors to be fabricated in an array so as to allow imaging of

5

10

15

the infrared radiation in a field of view. Leads from the elements forming the junctions may be led to electronic circuitry formed in another layer below the sensor substrate.

5

10

15

20

For maximum sensitivity, microbridge sensors may be maintained in a low pressure gas atmosphere or in a vacuum by virtue of reduced heat transfer between the sensing junction and the substrate, but this may require a hermetically sealed enclosure which adds cost and reduces reliability. It may also be possible to use a less tightly sealed enclosure containing air or other gas at or near atmospheric pressure, at the cost of less sensitivity. The microbridge sensor elements may be designed to produce a usable signal with a few hundredths or thousandths of a degree Celsius temperature differential between the sensing and reference junctions. One application for these sensors may be in arrays for forming images of relatively low contrast scenes or fields of view, such as may arise indoors in occupied rooms. In such fields of view, the inanimate, non-heat producing objects may all be very nearly at the same temperature. Distinguishing such objects by use of infrared imaging may require such sensitive sensors.

As noted above, infrared sensor elements in two dimensional arrays may be conventionally fabricated using two surfaces of a

substrate or using a two-level structure in which the infrared absorbing or sensor elements are on a level different from the level of the associated and/or supporting electronics, such as monolithic readout circuits. Making the infrared detection system as a multi-level or multi-surface structure adds cost to the fabrication process. The present invention provides a significantly less costly, simpler and fewer-step single level approach with better yields, for fabricating an infrared sensor system having as good of performance, than other structural approaches such as the ones noted above.

5

10

15

20

## SUMMARY

The invention may be a two dimensional microbolometer array system in which the infrared absorbing structure and monolithic readout circuits are on a common level and surface, resulting in a low cost fabrication process relative to a multi-level or multi-surface system. In this system, one or more of low-area field effect transistors (FETs) may be fabricated in a silicon wafer, resulting in a significant portion of the regions of silicon remaining empty of circuits to provide room for infrared sensor elements having as good of a fill factor than the multi-level or multi-surface sensor systems. Multiplexing circuits

may be placed at the periphery of the array, but these do not need be low-area. A layer of thermally-sensitive material may be deposited on the surface, for example, alpha silicon, polysilicon, vanadium oxides, polymers, pyroelectrics and ferroelectrics. As needed, a supporting dielectric layer may be added to provide strength to the structure. Metals may be deposited to provide infrared absorbing properties for elements. Also, the depositing of metals may provide electrical contacts for the monolithic electronics. Next, an etch process may be used to remove the underlying silicon in the areas where no monolithic electronics are present, leaving planar thermally-isolated bridges. Appropriate patterning, depositing and etching may result in putting infrared sensor elements on these bridges.

15

20

# BRIEF DESCRIPTION OF THE DRAWING

Figure 1 is a cross section view of a substrate with a number of layers for a fabrication of an infrared sensitive detector and an electronics section at one edge of the substrate.

Figure 2 is a set of graphical symbols used in some of the figures.

Figure 3 is a top view of the substrate in Figure 1.

Figure 4 reveals an etched-out pixel region.

Figure 5 is a top view of the structure in Figure 4.

Figure 6 shows a bottom bridge dielectric deposited in the pixel region on the thermal sensor structure.

Figure 7 shows the fabrication of a pixel area on the bottom bridge dielectric.

Figure 8 is a top view showing the location of the pixel area in the pixel region.

Figure 9 reveals the contact vias for the pixel area.

Figure 10 shows a top view of the contact vias.

Figure 11 illustrates a contact via for the electronics of the sensor.

Figure 12 shows a patterned metallization layer applied on the structure for electrical contact through the vias to the pixel area and the electrics.

Figure 13 shows sensor structure with a passivation layer applied on it.

Figure 14 reveals etched vias from the top of the sensor

20 structure to the epitaxial silicon layer formed directly on the substrate.

Figure 15 illustrates the vias into the substrate and the removal of a portion of the substrate to form a pit beneath the pixel area for thermal isolation.

Figure 16 is a top view of revealing the design of the vias which provide access to the substrate from the top of the structure and improve thermal isolation of the pixel area.

Figure 17 shows an array of sensor structures.

10

15

20

## DESCRIPTION

A cross-sectional view of a structure 10 shows readout electronics 12 for a pixel fabricated on a silicon (100) substrate 11, in Figure 1. Electronics 12 may contain small-area field effect transistors (FETs) 31 that take up relatively little room on substrate 11 thereby resulting in pixel fill factor that is nearly the same as if the readout electronics were not on the same level as the pixel. Items 31 represent a drain and source of a FET. Portion 35 between the drain and the source portions 31 is a drain of the FET. Electronics 12 may be processed on silicon substrate 11 in the form of complimentary metal oxide semiconductor (CMOS) circuitry. Electronics 12 may instead include bipolar transistor circuitry. Electronics 12 may also incorporate other small area technologies. Figure 2 is

a table of graphical symbols that may be utilized with Figure 1 and other cross-sectional figures to aid in the identification of materials. Figure 3 is a top plan view of structure 10 further showing the location readout electronics 12 on the structure. Figures 1 and 3 do not fully emphasize the smallness of the electronics relative to the pixel. The size for electronics 12 may be exaggerated so that some of the detail of electronics 12 may be discernable in the figures. The fill factor (i.e., the ratio of the pixel receptive area relative to the total area of structure 10) of the present one-level thermal 10 pixel 18 may be greater than 70 percent. The area of electronics 12 may depend on layout configuration which would include a portion of one dimension of structure 10 and the full portion of the other dimension. The two level thermal pixel may have no better fill factor because of the area needed for 15 connections to the pixel sensitive area from the electronics form the other level. Top view Figures 3, 5, 8, 10 and 16 is not necessarily drawn to scale.

A portion of passivation layers 13, 28 and 29 may be cut and removed from a pixel region 14 down to the top of layer 15, as shown in Figure 4. The material of layers 13, 28 and 29 may be a material such as  $SiO_2$  which may be applied in various ways.

Other material materials may be appropriate for layers 13, 28 and 29.

Layer 15 may be epitaxial silicon or like material. 5 shows region 14. Region 14 may have material 15 exposed at this stage of fabrication. A bottom bridge dielectric 16 may be deposited on top of structure 10 including material 15 in region 14, as shown in figure 6. Dielectric 16 may be Si<sub>3</sub>N<sub>4</sub>. Other materials may be used as dielectric 16. With a pattern, a  $VO_X$ (vanadium oxide) material 17 may be deposited on the middle of pixel region 14 to form a pixel area 18 with a layer of material 21 on top of material 17, as shown in Figure 7. Other materials that have a resistance change relative to temperature change may be used in lieu of the VO<sub>x</sub>. A passivation layer 19 may be deposited on top of structure 10, covering material 21 on pixel area 18 and material 16 on the remaining portion of structure 10 including pixel region 14. Layer 19 may be Si<sub>3</sub>N<sub>4</sub> or other appropriate material. Material 21 may be deposited on layer 17. Figure 8 reveals pixel 18 as it is situated on pixel region 14. Contact vias 22 may be cut through passivation layers 19 and 21 down to  $VO_x$  layer 17, as shown in Figure 9. A plan view in Figure 10 shows the location of vias 22 in pixel area 18.

10

15

Alternatively, vias 22 might be cut with a different orientation relative to electronics 12.

At least one contact via 23 may be cut through passivation layers 16 and 19 to a top metallization 24 of CMOS electronics 12, as indicated in Figure 11. Metallization 24 may be aluminum or other appropriate material. Contact metal 25 may be deposited on metallization 24 and on rest of structure 10. Metal 25 may be NiCr or like material. Prior to the deposition of metal 25, a pattern may be applied on structure 10 allowing 10 for other places besides electronics 12 that may need electrical conductors. Also the pattern may prevent material 19 of pixel area 18 from being covered with directly contacting metal 25. Contact may be made to  $VO_x$  layer 17 through via 22 and to top metallization 24 through via 23, as shown for example in Figure 15 12. A passivation layer 26 may be deposited on the top of structure 10 as shown in Figure 13. Layer 26 may be  $Si_3N_4$  or similar material.

The pixel region 14 structure may be patterned and etched for access to silicon substrate 11 through vias 27, as in Figure 14. A KOH etch may be done through vias 27 to remove material from silicon substrate 11. This removal of material from substrate 11 may form a pit 21 below pixel 18 thereby releasing

pixel 18 from substrate 11, as revealed in Figure 15. Pit 21 may provide thermal isolation of pixel 18 from substrate 11.

Pit 21 may be like an upside down pyramid having sides 32 with corner edges 33. In Figure 16, vias 27 show the thermal isolation of pixel 18 relative to substrate 11. Edges 33 of the pyramid shape pit 21 may be represented by dotted lines where

5

20

the edges are hidden from view in Figure 16 by structure 10 material. However, edges 33 may be represented by solid lines when not block from view by material such as at vias 27.

There may be a large number of sensor structures 10 forming an array 34 on a chip. The pixel supporting electronics may be located close to each pixel to maintain sensitivity of the pixel. This configuration of pixels may be shown as an array in Figure 17. The electronics of the pixels in an array may instead be situated on the chip in essentially one location.

Although the invention has been described with respect to at least one illustrative embodiment, many variations and modifications will become apparent to those skilled in the art upon reading the present specification. It is therefore the intention that the appended claims be interpreted as broadly as possible in view of the prior art to include all such variations and modifications.